![PDF) FAXY: Fault Aware Routing Algorithm Based On XY Algorithm for Network on Chip | mehdi hoodgar and Amin Mehranzadeh - Academia.edu PDF) FAXY: Fault Aware Routing Algorithm Based On XY Algorithm for Network on Chip | mehdi hoodgar and Amin Mehranzadeh - Academia.edu](https://0.academia-photos.com/attachment_thumbnails/58711511/mini_magick20190326-18564-1ma31ns.png?1553601881)
PDF) FAXY: Fault Aware Routing Algorithm Based On XY Algorithm for Network on Chip | mehdi hoodgar and Amin Mehranzadeh - Academia.edu
![PDF) Review of XY Routing Algorithm for Network-on-Chip Architecture | Rajendra Patrikar - Academia.edu PDF) Review of XY Routing Algorithm for Network-on-Chip Architecture | Rajendra Patrikar - Academia.edu](https://0.academia-photos.com/attachment_thumbnails/50283820/mini_magick20190129-26992-2mjy63.png?1548790453)
PDF) Review of XY Routing Algorithm for Network-on-Chip Architecture | Rajendra Patrikar - Academia.edu
![Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library](https://ietresearch.onlinelibrary.wiley.com/cms/asset/98dba208-f453-4edb-a112-054b184eabf5/cds2bf00472-fig-0004-m.jpg)
Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library
![Electronics | Free Full-Text | A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs Electronics | Free Full-Text | A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs](https://www.mdpi.com/electronics/electronics-09-01076/article_deploy/html/images/electronics-09-01076-g001.png)
Electronics | Free Full-Text | A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs
![Deadlock-free generic routing algorithms for 3-dimensional Networks-on-Chip with reduced vertical link density topologies - ScienceDirect Deadlock-free generic routing algorithms for 3-dimensional Networks-on-Chip with reduced vertical link density topologies - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S1383762113000295-fx5.jpg)
Deadlock-free generic routing algorithms for 3-dimensional Networks-on-Chip with reduced vertical link density topologies - ScienceDirect
![Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library](https://ietresearch.onlinelibrary.wiley.com/cms/asset/555920b8-4b5e-437b-b68b-a3b6ab5e609b/cds2bf00472-fig-0003-m.jpg)
Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library
![Surrounding XY routing in SH-XY and SV-XY modes. There are 2 optional... | Download Scientific Diagram Surrounding XY routing in SH-XY and SV-XY modes. There are 2 optional... | Download Scientific Diagram](https://www.researchgate.net/publication/31596864/figure/fig7/AS:394313553989643@1471023085877/Surrounding-XY-routing-in-SH-XY-and-SV-XY-modes-There-are-2-optional-directions-in-SV-XY.png)